

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMENTURITY OF CO

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/765,966	01/19/2001	Linkai Bu	87157656.242004	8230
23562	7590 01/12/2006		EXAMINER	
BAKER & 1	MCKENZIE LLP	NGUYEN, LONG T		
PATENT DE	PARTMENT			
2001 ROSS AVENUE			ART UNIT	PAPER NUMBER
SUITE 2300		2816		
DALLAS, TX 75201			DATE MAILED: 01/12/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
		09/765,966	BU ET AL.		
	Office Action Summary	Examiner	Art Unit		
		Long Nguyen	2816		
Period fo	The MAILING DATE of this communication app	ears on the cover sheet with the c	orrespondence address		
A SHOWHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. I period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).		
Status			•		
1)🖂	Responsive to communication(s) filed on <u>27 O</u>				
,	This action is <b>FINAL</b> . 2b) ☐ This action is non-final.				
3)[	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
		x parte quayic, 1000 O.D. 11, 40	70 O.O. 210.		
Disposit	ion of Claims				
•	<ul> <li>4)  Claim(s) 1-8 and 10-20 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> </ul>				
5)□	5)☐ Claim(s) is/are allowed.				
6)⊠	Claim(s) 1-8 and 10-20 is/are rejected.				
•	Claim(s) is/are objected to.	lti			
8)[_]	Claim(s) are subject to restriction and/o	r election requirement.			
Applicat	ion Papers				
	The specification is objected to by the Examine				
10)⊠	The drawing(s) filed on $\frac{1/7/05 + 1/19/01}{}$ is/are				
	Applicant may not request that any objection to the				
11)□	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex				
	under 35 U.S.C. § 119				
12)⊠	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a	)-(d) or (f).		
a)	a)⊠ All b)⊡ Some c)⊡ None of.  1.⊠ Certified copies of the priority documents have been received.				
	2. Certified copies of the priority documents have been received in Application No				
	3. Copies of the certified copies of the prior				
	application from the International Burea				
* ;	See the attached detailed Office action for a list	of the certified copies not receiv	ed.		
Attachmer	nt(s)	_			
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)	4) 🔲 Interview Summary Paper No(s)/Mail D			
3) 🔲 Infor	ce of Draftsperson's Patent Drawing Review (F10-346) rmation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	5) 🗖 N. () (1 (	Patent Application (PTO-152)		

Application/Control Number: 09/765,966 Page 2

Art Unit: 2816

#### **DETAILED ACTION**

### **Drawings**

1. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the means for providing a power down control signal in response to the signal from the first logic family changes state must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

#### Claim Objections

2. Claims 1-9 and 10-20 are objected to because of the following informalities:

Art Unit: 2816

Claim 1, line 25, "the power" should be changed to --a power-- to avoid lacking antecedent basis.

Claims 2 and 7 are objected to because they include the informalities of claim 1.

Claim 3, line 27, "the power" should be changed to --a power-- to avoid lacking antecedent basis.

Claims 4 and 5 are objected to because they include the informalities of claim 3.

Claim 6, line 31, "the power" should be changed to --a power-- to avoid lacking antecedent basis.

Claim 8, line 27, "the power" should be changed to --a power-- to avoid lacking antecedent basis.

Claim 10, line 24, "the power" should be changed to --a power-- to avoid lacking antecedent basis.

Claim 11, line 4, "the connection" should be changed to --a connection-- to avoid lacking antecedent basis.

Claim 11, line 7, "the voltage level of the input terminal" should be changed to --the first voltage level of the input terminal-- for clarity (see line 2-3 of the claim).

Claim 11, line 9, "the voltage level of the output terminal" should be changed to --the second voltage level of the output terminal-- for clarity (see line 2-3 of the claim).

Claims 12-20 are objected to because they include the informalities of claim 10.

Claim 15, line 1, "the voltage" should be changed to --a voltage-- to avoid lacking antecedent basis.

Appropriate correction is required.

Art Unit: 2816

### Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 1, 11, 15 and 16 are rejected under 35 U.S.C. 102(e) as being anticipated by Hirano (USP 6,433,582).

With respect to claim 1, Figure 2-3 of the Hirano reference discloses a level-shifter circuit apparatus for shifting a signal (Si at the input terminal T1) of a first logic family at a first lower voltage level (Vcc) to a second higher voltage level (Vpp) for a second logic family, the level shifter circuit includes: a first PMOS (P1), a first NMOS (N1), a second PMOS (P2), a second NMOS (N2), a power-down control PMOS (PR1); means (ATD circuit, see Figure 4) for supplying a power-down control signal (ATD) to the gate of the power-down control PMOS (PR1), the power control signal being changed to a high state for a predetermined period of time when the signal (Si) from the first logic family changes state (timing diagram in Figure 3 shows that when the input signal Si changes state from Hi to Low or vice versa, the power down signal ATD is Hi for a period of time) wherein the power down control signal (ATD) controls the gate terminal of the power down control PMOS transistor (PR1) to cut off a power to the first and second PMOS transistors P1-P2 (i.e., when signal ATD has a low level Vss then transistor PR1 is fully ON and Vpp will appears at node nd3, while when signal ATD has a high level Vvv then transistor PR1 is not fully on so the drain-source resistance of PR1 when ATD has the Hi level

Art Unit: 2816

Vxx is higher than the drain-source resistance of PR1 when ATD has the Low level Vss, so the voltage drops across PR1 when ATD = Vxx is higher than when ATD = Vss, so the voltage at node nd3 is less than Vpp when ATD = Vxx, so the power Vpp is cut off and only a voltage of less than Vpp is appears at nd3; for example, we may have a 5V at node nd3 when ATD = Vss, and then we may have only a 3V at node nd3 when ATD = Vxx due to the drop across PR1, so the power is partially cut off from 5V to a 3V), and the shifted output (T2, T3).

With respect to claims 11, 15 and 16, these claims are rejected for the similar manner as discussed above with regard to the rejection on claim 1. Note that Figure 2 shows a level shifter including a level shift unit (P1, P2, N1, N2, INV1) including an input terminal (T1) and an output terminal (T2), a power terminal (Vpp), a first transistor (PR1). Note that the level shift unit is a level-up shift device because it shifts a lower voltage Vcc to a higher voltage Vpp.

# Claim Rejections - 35 USC § 103

- The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all 5. obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 2, 3 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirano 6. (USP 6,433,582) in view of Kim (USP 5,917,339).

With respect to claim 2, the level shifter in Figure 2 of the Hirano reference meets all the limitations of this claim except that the level shifter including first and second inverters connected in series to the output for providing a pair of complementary output signal. However, the Kim reference discloses in Figure 2 a level shifter circuit including first and second inverters Art Unit: 2816

(15-16) connected in series and connected to the output for the purpose of buffering the output signal for output driving (i.e., driving downstream circuitry). Therefore, it would have been obvious to one having skill in the art that the time the invention was made to modify the circuit in Figure 2 of the Hirano reference by providing series-connected first and second inverters to each of the outputs T2 and T3 of the level shifter circuit for the purposes of buffering the output signal to improve the driving capability of the output signal (i.e., providing two inverters connected in series with the output terminal T2, and providing another two inverters connected in series with the output terminal T3 in Figure 2 of Hirano). Thus, this modification meets all the limitations of claim 2. Note that, with such modification/combination, the output of the first inverter and the output of the second inverter of the two inverters connected in series with the output terminal T2 provides the pair of complementary of the output signal; and similarly, the output of the first inverter and the output of second inverter of the another two inverters connected in series with the output signal.

With respect to claim 3, the modification as discussed in claim 2 meets all the limitations of this claim, i.e., this claim is rejected for the same manner as in claim 2.

With respect to claim 17, this claim is rejected for the similar manner as in claim 2 which discussed above. Note that the first transistor is the power down control transistor PR1.

7. Claims 4-8 and 18-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirano (USP 6,433,582) in view of Kim (USP 5,917,339) and further in view of Tanaka et al. (USP 6,249,145).

Art Unit: 2816

With respect to claim 4, the modification/combination (Hirano and Kim) as discussed above with regard to claim 3 meets all the limitation of this claim except that the level shifter circuit including a third NMOS transistor connected between the gate of the first PMOS transistor and ground. However, Figure 12 of the Tanaka et al. reference shows a level shifter circuit (516) including a third NMOS transistor connected between the gate of first PMOS transistor 300 and ground and is controlled be the same power-down control signal for the purpose of stabilizing the output of the level shifter at a predetermined level during the powerdown control PMOS transistor (314, Figure 12 of Tanaka et al.) is off. Therefore, it would have been obvious to one having skill in the art that the time the invention was made to modify the above combination/modification (Hirano and Kim) by providing each of the output nodes nd1 and nd4 (Figure 2 of Hirano) with a third NMOS transistor connected between the respective nodes nd1 and nd4 (gates of PMOS transistors P2 and P1) and ground for the purpose of stabilizing the output of the level shifter circuitry at a predetermined voltage level during the power control PMOS transistor of the level shifter is off, and thus reducing the power consumption of the circuitry. Thus, this modification/combination meets the limitation that the level shifter circuit including a third NMOS transistor connected between the input of the first inverter and ground (i.e., connected between node nd4 in Figure 2 of Hirano and ground).

With respect to claim 5, the combination/modification as discussed in claim 4 above meets the limitation that the level shifter circuit including a resistor (i.e., the third NMOS transistor as discussed above. Note that a MOSFET acts as a variable resistor due to the signal at the gate of the MOSFET controlling the resistance of the MOSFET).

With respect to claim 6, this claim is rejected for the same manner as in claim 4.

With respect to claim 7, the combination/modification (Hirano, Kim and Tanaka et al.) as discussed in claim 6 meets all the limitations of the claim except that the level shifter including a third PMOS transistor connected between the power supply terminal and the power-down control PMOS transistor. However, Figure 6 of the Tanaka et al. reference discloses a level shifter circuit including a PMOS transistor (306) connected between the power supply terminal (VDDQ) and the cross-coupled PMOS transistors of the level shifter for the purpose of ensuring the corrected operation of the circuitry under low power application (Col. 6, line 25-48 of Tanaka et al.). Therefore, it would have been obvious to modify the above combination/modification (claim 6) by providing a third PMOS transistor directly connected to the power supply terminal and between the power-down control PMOS transistor (i.e., connected a PMOS transistor 306 in Figure 6 of Tanaka et al. between the power terminal Vpp and the power-down PMOS PR1 in Figure 2 of the Hirano reference in the above combination/discussion of claim 6) for the purpose of ensuring the corrected operation of the level shifter under lower power application and thereby reducing power consumption. Thus, this modification meets all the limitations of claim 7.

With respect to claim 8, the modification discussed in claim 7 also meets the limitations of claim 8, i.e., claim 8 is rejected for the same manner as in claim 7. Note that the third PMOS transistor (in the modification as discussed in claim 7 above) limits the current flowing through the first and the second transistors.

With respect to claims 18-20, the modification discussed in claims 4 and 5 meet all the limitations of these claims. Note that the "second transistor" in claim 18 is the third NMOS transistor discussed in claim 4 above; the resistor is also the third NMOS transistor (variable

Art Unit: 2816

resistor) as discussed in claim 5; and the first and second inverters are the inverters discussed in claim 4.

8. Claim 8 is also rejected under 35 U.S.C. 103(a) as being unpatentable over Hirano (USP 6,433,582) in view of Tanaka et al. (USP 6,249,145).

With respect to claim 8, the level shifter circuit in Figure 2 of the Hirano reference meets all the limitations of the claim (similar as discussed in claim 1 in the 102 rejection) except that the level shifter including a third PMOS transistor connected between the power supply terminal and the power-down control PMOS transistor. However, Figure 6 of the Tanaka et al. reference discloses a level shifter circuit including a PMOS transistor (306) connected between the power supply terminal and the cross-coupled PMOS transistors of the level shifter for the purpose of ensuring the corrected operation of the circuitry under low power application (Col. 6, line 25-48 of Tanaka et al.). Therefore, it would have been obvious to modify the level shifter in Figure 2 of the Hirano reference by providing a third PMOS transistor directly connected to the power supply terminal and between the power-down control PMOS transistor (PR1, Figure 2 of Hirano) for the purpose of ensuring the corrected operation of the level shifter under lower power application and thereby reducing power consumption. Thus, this modification meets all the limitations of claim 8. Note that the third PMOS transistor as discussed limits the current flowing through the first and the second transistors.

9. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hirano (USP 6,433,582).

With respect to claim 10, Figure 2 of the Hirano reference discloses a level shifter circuit (as discussed in claim 1) which having the structure for shifting positive power supply voltage.

Application/Control Number: 09/765,966 Page 10

Art Unit: 2816

The different between the prior art (Figure 2 of Hirano) and the claim invention is that the structure of the claim invention is for shifting the negative power voltage instead of shifting the positive power voltage. However, it is notoriously well-known that a circuit operates with positive power supply voltage can be modify to operate with negative power supply voltage by replacing each NMOS transistor in the circuit with a PMOS transistor, and each PMOS transistor in the circuit with an NMOS transistor. Therefore, it would have been obvious to one having skill at the time the invention was made to modify the circuit in Figure 2 of Hirano by replacing each NMOS transistor in the circuit with a PMOS transistor, and each PMOS transistor in the circuit with an NMOS transistor for the purpose of operating the circuit with a particular power supply depending on the need of the designer (i.e., negative power supply in this case). Note that, in this modification, the power supply Vpp is now a negative power supply. Thus, this modification meets all the limitations of claim 10 as it can be seen that the modification circuit (i.e., replacing each NMOS transistor in the circuit in Figure 2 with a PMOS transistor, and each PMOS transistor in the circuit with an NMOS transistor) including: a first PMOS (the NMOS N1 as shown in Figure 2 becomes a first PMOS), a first NMOS (the PMOS P1 in Figure 2 becomes a first NMOS), a second PMOS (a second NMOS N2 in Figure 2 becomes a second PMOS), a second NMOS (a second PMOS P2 in Figure 2 becomes a second NMOS), a power-down control NMOS (power-down control PMOS PR1 become a power-down control NMOS); the shifted output (T2, T3), and the power control signal (ATD). Note that the power down control signal in this modification must therefore changes to a low state when the input signal of the level shifter changes state due to the reversal in the modification (i.e., positive changes to negative, PMOS to NMOS and vice versa, so logic Hi in timing diagram of Figure 3 must

become logic Lo and vice versa), and that the power down control signal (ATD) controls the gate terminal of the power down control NMOS transistor (PR1 in the modification) to cut off a power to the first and second NMOS transistors in the above modification for the similar reason as discussed above due the voltage drop across the power down transistor.

10. Claims 12-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirano (USP 6,433,582) in view of Tanaka et al. (USP 6,249,145).

With respect to claim 12, Figure 2 of the Hirano reference discloses a level shifter as discussed above with regard to claim 11 meets all the limitation of this claim except that the level shifter circuit including a second transistor connected between the output terminal of the level shifter and ground. However, Figure 12 of the Tanaka et al. reference shows a level shifter circuit (516) including a third NMOS transistor connected between the output terminal of the level shifter 516 and ground and is controlled be the same power-down control signal for the purpose of stabilizing the output of the level shifter at a predetermined level during the powerdown control PMOS transistor (314, Figure 12 of Tanaka et al.) is off. Therefore, it would have been obvious to one having skill in the art that the time the invention was made to modify the level shifter in Figure 2 of Hirano by providing each of the output nodes nd1 and nd4 (Figure 2 of Hirano) with an NMOS transistor connected between the respective output nodes nd1 and nd4 and ground for the purpose of stabilizing the output of the level shifter circuitry at a predetermined voltage level during the power control PMOS transistor of the level shifter is off, and thus reducing the power consumption of the circuitry. Thus, this modification/combination meets the limitation that the level shifter circuit including a second transistor which turns on to

Art Unit: 2816

connect the output terminal of the level shifter unit to a predetermined voltage when the first transistor (power down PMOS PR1 in Figure 2 of Hirano) is off.

With respect to claim 13, the combination/modification as discussed in claim 11 above meets the limitation that the level shifter circuit including a resistor (i.e., the third NMOS transistor as discussed above -- note that a MOSFET acts as a variable resistor due to the signal at the gate of the MOSFET controlling the resistance of the MOSFET) connected between the output terminal a predetermined voltage terminal (ground).

With respect to claim 14, the level shifter circuit in Figure 2 of the Hirano reference as discussed in claim 11 meets all the limitations of the claim except that the level shifter including a second transistor connected between the power supply terminal and the first transistor. However, Figure 6 of the Tanaka et al. reference discloses a level shifter circuit including a PMOS transistor (306) connected between the power supply terminal and the cross-coupled PMOS transistors of the level shifter for the purpose of ensuring the corrected operation of the circuitry under low power application (Col. 6, line 25-48 of Tanaka et al.). Therefore, it would have been obvious to modify the level shifter in Figure 2 of the Hirano reference by providing a second transistor directly connected to the power supply terminal (Vpp) and between the power-down control PMOS transistor (PR1, Figure 2 of Hirano) for the purpose of ensuring the corrected operation of the level shifter under lower power application and thereby reducing power consumption. Thus, this modification meets all the limitations of claim 11. Note that transistor 306 in Figure 6 of Tanaka et al. limits the current.

## Response to Arguments

11. Applicant's arguments filed on 10/27/05 have been fully considered but they are not persuasive.

Applicant argues that Hirano fails to teach of suggest that the power down control signal controls the gate terminal of said power down control PMOS transistor to cut off the power to the first and second PMOS transistors because the control ATD of Hirano only uses to limit the current flow in the circuitry. However, this argument is not persuasive because the control signal ATD of Hirano also performs a cut off of a power to the first and second PMOS transistors because when signal ATD has a low level Vss then transistor PR1 is fully ON and Vpp will appears at node nd3, and when signal ATD has a high level Vvv then transistor PR1 is not fully on so the drain-source resistance of PR1 when ATD has the Hi level Vxx is higher than the drain-source resistance of PR1 when ATD has the Low level Vss, so the voltage drops across PR1 when ATD = Vxx is higher than when ATD = Vss, so the voltage at node nd3 is less than Vpp when ATD = Vxx, so the power Vpp is cut off and only a voltage of less than Vpp is appears at nd3; for example, we may have a 5V at node nd3 when ATD = Vss and we may have only a 3V at node nd3 when ATD = 3V due to the drop across PR1, so the power is partially cut off from 5V to a 3V.

#### Conclusion

12. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

Art Unit: 2816

MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directly to Examiner Long Nguyen whose telephone number is (571) 272-1753. The Examiner can normally be reached on Monday to Thursday from 8:00am to 6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tim Callahan, can be reached at (571) 272-1740. The fax number for this group is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

LONG NGUYEN BRIMARY EXAMINER

Therends